

**REMARKS**

This Amendment supplements Amendment A, filed April 29, 2002. Specifically, claim 10 has been amended to correct for typographical and transcription errors.


Attached hereto is a marked-up version of the changes made to the claims by the current amendment, captioned **"Version with Markings to Show Changes Made."**

Applicant submits that this Application, including claims 10-15, is in condition for allowance, which is respectfully requested. The Examiner is invited to contact the undersigned attorney if an interview would expedite prosecution.

Respectfully submitted,

GREER, BURNS & CRAIN, LTD.

By

  
Josh C. Snider  
Registration No. 47, 954

May 10, 2002

**Customer No. 24978**

300 South Wacker Drive  
Suite 2500  
Chicago, Illinois 60606  
Telephone: (312) 360-0080  
Facsimile: (312) 360-9315  
E:\wp60\data\132463957\supplene.vpd

1324.63875

Serial No. 09/551,362

**VERSION WITH MARKINGS TO SHOW CHANGES MADE****IN THE CLAIMS:**

Claim 10 has been amended as follows:

10. (Amended) An active matrix type display comprising:

a plurality of gate wirings formed on a substrate;

a plurality of data wirings formed on the substrate substantially orthogonal to the gate wirings;

a plurality of pixel electrodes formed in a plurality of pixel areas decided by the gate wirings and the data wirings and arranged in a matrix shape;

A thin film transistor formed in each of the pixel areas and structured planar type having an operating semiconductor layer formed on the substrate, a gate insulating film formed on the operating semiconductor layer, a gate electrode formed on the gate insulating film and connected to one of the gate wirings, first and second semiconductor layers formed on both sides of the operating semiconductor layer including impurity, a source electrode including the first semiconductor layer electrically connected to the pixel electrode via a contact window opened to first and second insulating layers laminated on the first

14 semiconductor layer, and a drain electrode including the second semiconductor layer and  
15 connected to the data wirings; and  
16 a plurality of storage capacitor electrodes using the first semiconductor layer  
17 as a first storage capacitor electrode, having a second storage capacitor electrode being  
18 formed between the first insulating film and the second insulating film and connected to a  
19 storage capacitor wiring maintained at a predetermined potential, wherein at least a first  
20 storage capacitor is structured by the first storage capacitor electrode, the first insulating film  
21 and the second storage capacitor electrode, and a second storage capacitor is structured by  
22 the second storage capacitor electrode, the second insulating film and the pixel electrode.